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SYSTEMS AND METHODS FOR 
PROGRAMMING LARGE-SCALE 
FIELD-PROGRAMMABLE ANALOG ARRAYS 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application is a continuation-in-part of U.S. patent 
application Ser. No. 11/382,640, filed on 10 May 2006, the 
entire contents of which are hereby incorporated by refer-
ence. This application also claims priority ofU.S. Provisional 
Patent Application No. 60/681,715, filed 16 May 2005, and 
U.S. Provisional Patent Application No. 60/686,559, filed 2 
Jun. 2005, the entire contents of which are hereby incorpo-
rated by reference. 
BACKGROUND 
1. Field of the Invention 
The present invention relates to field-prograrmnable ana-
log arrays and, more particularly, to programming large-scale 
field-programmable analog arrays for use in analog circuitry. 
2. Description of Related Art 
Even in today's world of digital electronics, it is often 
desirable, or even necessary to use and process analog sig-
nals. For example, most audio files, while typically stored in 
digital form such as MP3s and compact disks, must be con-
verted to an analog signal in order to be heard through a 
speaker. Additionally, many other types of equipment depend 
on analog signals. 
Often it is desirable to process the analog signals, and it 
may even be desirable to store the analog signals electroni-
cally. Currently, circuits used for analog processing and stor-
age have a long development cycle and are typically large. It 
would be useful to create analog circuitry that allows for 
flexible analog design in a compact package. 
Generally, a field-programmable analog array (FPAA) is a 
programmable integrated circuit capable of implementing an 
enormous range of analog signal processing functions. The 
FPAA typically comprises a computational analog block 
(CAB) and an interconnect network, such that one FP AA may 
be distinguished from another by these two components. For 
the interconnect structure, an FPAA is most commonly con-
nected by metal-oxide semiconductor (MOS) transistor 
switches driven by digital memory. Conventional alternatives 
to pass-FETs and transmission gates (T-gates) often provide 
increased bandwidth and include Gm-C amplifiers, 4-transis-
tor transconductors, and current conveyors. Unfortunately, 
each of these alternatives trade area for improved switch 
characteristics and require an additional physical memory 
element for maintaining connectivity within the FPAA. 
As the industry pushes toward shorter design cycles for 
analog integrated circuits, the need for an efficient and effec-
tive FPAA becomes paramount. Indeed, the role of analog 
integrated circuits in modern electronic systems remains 
important, even with the advent of digital circuits. Analog 
systems, for example, are often used to interface with digital 
electronics in applications such as biomedical measurements, 
industrial process control, and analog signal processing. 
More importantly, analog solutions may become increasingly 
competitive with digital circuits for applications requiring 
dense, low-power, and high-speed signal processing. 
FPAAs provide a method for rapidly prototyping analog 
systems. FPAAs have been of interest for some time, but 
historically, these devices have had very few programmable 
elements and limited interconnect capabilities, making them 
limited in their usefulness and versatility. Currently available 
2 
commercial and academic FPAAs are typically based on 
operational amplifiers (or other similar analog primitives) 
with only a few computational elements per chip. While 
specific architectures vary, their small sized and often restric-
tive interconnect designs leave current FPAAs limited in 
functionality and flexibility. For FPAAs to enter the realm of 
large-scale reconfigurable devices, such as modern field-pro-
grammable gate arrays (FPGAs ), new technologies must be 
explored to provide area-efficient accurately programmable 
10 analog circuitry that may be easily integrated into a larger 
digital/mixed-signal system. 
Indeed, the growing demand for complex information pro-
cessing on portable devices has motivated significant 
research in the design of power efficient signal processing 
15 systems. One method for achieving low-power designs is to 
move processing on system inputs from the digital processor 
to analog hardware situated before the analog-to-digital con-
verter (ADC). For analog systems to be desirable to digital 
signal processing engineers, however, the analog systems 
20 need to provide a significant advantage in terms of size and 
power and yet still remain relatively easy to use and integrate 
into a larger digital system. Reconfigurable analog arrays, 
dubbed field-programmable analog arrays (FPAAs), can 
speed the transition of systems from digital to analog by 
25 providing the ability to rapidly implement advanced, low-
power signal processing systems, particularly signal process-
ing utilizing programmable analog techniques. 
Gene's law postulates that the power consumption in digi-
tal signal processing microprocessors, as measured in milli-
30 watts per million multiply-accumulate (m W/MMAC) opera-
tions, is halved about every 18 months. These advances 
largely follow Moore's law, and they are achieved by using 
decreased feature size and other refinements, such as intelli-
gent clock gating. Myriad applications only dreamed of a few 
35 years ago are possible because of these gains, and they have 
increased the demand for more advanced signal processing 
systems. Unfortunately, a problem looms on the horizon: the 
power consumption of the ADC does not follow Gene's law 
and will soon dominate the total power budget of digital 
40 systems. While ADC resolution has been increasing at 
roughly 1.5 bits every five years, the power performance has 
remained the same, and soon, physical limits will further slow 
progress. Most current signal processing systems that gener-
ate digital output place the ADC as close to the analog input 
45 signal as possible to take advantage of the computational 
flexibility available in digital processors. 
For digital systems, an intermediate frequency signal pro-
cessing system requires the use of an array of digital signal 
processors operating in parallel to meet desired speed 
50 requirements. This is a power intensive approach and makes 
use of certain communication schemes impractical in por-
table applications. The front-end analog-to-digital converter 
and back-end digital-to-analog converter required in these 
systems become expensive when the signal is of a wideband 
55 nature and high resolution is desired. One of the building 
blocks that would enable multiple analog signal processing 
applications is a programmable analog waveform generator. 
Unfortunately, no such analog waveform generator exists. 
What is needed, therefore, is a system and method of effec-
60 tively prograrmning a floating-gate array, such as a large-
scale FPAA, utilizing programmable floating-gate transistors 
as switches and/or computational elements. Further, what is 
needed is a system and method for building larger, more 
flexible FPAAs, so that reconfigurable analog devices will 
65 become more analogous to today's high-density field pro-
grammable gate array (FPGA) architectures. Moreover, what 
is needed is a prograrmnable arbitrary waveform generator to 
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enable implementation of more complex analog signal pro-
cessing applications. It is to such systems and methods that 
the present invention is primarily directed. 
BRIEF SUMMARY OF THE INVENTION 
Briefly described, the present invention comprises a large-
scale field-programmable analog array (FPAA) for rapidly 
prototyping analog systems. The present invention may be 
used in analog circuit development, for various methods of 10 
prototyping analog systems, and for analog modulator/de-
modulators using a programmable arbitrary waveform gen-
erator. The large-scale FPAA includes a floating-gate transis-
4 
floating-gate transistor device in accordance with an exem-
plary embodiment of the present invention. 
FIG. 5 is a chart illustrating current measurements for 
floating-gate switches in accordance with an exemplary 
embodiment of the present invention. 
FIGS. 6A-6B, collectively known as FIG. 6, are a block 
diagram and schematic illustrating the routing architecture of 
a large-scale FP AA in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 7 is a chart illustrating switch resistances for a float-
ing-gate pFET, standard pFET, and a standard two-transistor 
T-gate (TG) in accordance with an exemplary embodiment of 
the present invention. 
tor array and a plurality of computational analog blocks 
(CABs ), which may be adapted to set bias voltages for opera-
tional transconductance amplifiers (OTAs ), adjust comer fre-
quencies on the capacitively coupled current conveyors, set 
multiplier coefficients in vector-matrix multipliers, and a 
variety of other operations. The floating-gate transistors may 
be used as switch elements, programmable resistor elements, 
precision current sources, and programmable transistors. 
Accordingly, the floating-gate transistors within the array 
allow on-chip programming of the characteristics of the com-
putational elements, while still maintaining compact CABs. 
FIGS. SA-SB, collectively known as FIG. S, are schematic 
15 diagrams illustrating a circuit mapped onto an FPAA using 
floating-gate switches in accordance with an exemplary 
embodiment of the present invention. 
FIGS. 9A-9B, collectively known as FIG. 9, are charts 
illustrating frequency measurements of a source-follower cir-
20 cuit for several bias currents in accordance with an exemplary 
embodiment of the present invention. 
A notable feature of the present invention is the use of the 
transistors in the floating-gate transistor array as both switch-
ing elements for routing signals and as programmable ele-
ments for manipulating the signal being routed. By using the 
transistors as multi-purpose elements, greater flexibility may 
FIGS. lOA-lOC, collectively known as FIG. 10, are sche-
matic diagrams and charts illustrating a second-order section 
(SOS) filter together with an FPAA and associated frequency 
25 in accordance with an exemplary embodiment of the present 
be achieved in implementing designs using the present inven- 30 
ti on. 
35 
In another embodiment of the present invention, a modu-
lator/demodulator (PAMD) for analog signal processing 
applications is provided. The PAMD is implemented on a 
single chip architecture and is fully programmable, thereby 
allowing the PAMD to be used for a variety of communication 
schemes without specificity to a particular application. The 
PAMD includes an arbitrary analog waveform generator to 
generate waveforms, where programmable floating-gate 
MOS transistors may be used as analog memory cells to store 40 
samples of the waveforms. 
These and other objects, features, and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accompa-
nying drawings. 45 
BRIEF DESCRIPTION OF THE FIGURES 
invention. 
FIGS. llA-llC, collectively known as FIG. 11, are sche-
matic diagrams and charts illustrating a third-order Butter-
worth double-resistance terminated low-pass input filter and 
the Gm-C implementation of the same filter in accordance 
with an exemplary embodiment of the present invention. 
FIGS. 12A-12C, collectively known as FIG. 12, are charts 
illustrating various measurements of frequency for a C4 SOS 
block in accordance with an exemplary embodiment of the 
present invention. 
FIGS. 13A-13B, collectively known as FIG. 13, are a sche-
matic diagram and chart illustrating circuitry for a typical 
sub band system and experiment data from an FPAA utilizing 
the subband system in accordance with an exemplary 
embodiment of the present invention. 
FIG. 14 is a block diagram illustrating top level architec-
ture of a self-recovering system utilizing a programmable 
OTA-based FPAA in accordance with an exemplary embodi-
ment of the present invention. 
FIG.15 is a block diagram illustrating an OTA based FPAA 
architecture in accordance with an exemplary embodiment of 
the present invention. 
FIGS. lA-lE, collectively known as FIG. 1, are diagrams 
illustrating a large-scale field-programmable analog array 
(FPAA) utilizing computational analog blocks (CAB) and 
floating-gate switches in accordance with an exemplary 
embodiment of the present invention. 
FIGS. 16A-16B, collectively known as FIG. 16, are sche-
50 matic diagrams illustrating a definition of a CAB block for an 
OTA-based FPAA architecture in accordance with an exem-
FIGS. 2A-2B, collectively known as FIG. 2, are schematic 55 
diagrams illustrating a simple two-transistor current mirror 
and parasitic capacitance that results from using switches to 
form the current mirror in accordance with an exemplary 
embodiment of the present invention. 
plary embodiment of the present invention. 
FIG. 17 is a schematic diagram illustrating a circuit for a 
temperature sensitive biasing scheme for an FPAA in accor-
dance with an exemplary embodiment of the present inven-
tion. 
FIG. lS is a schematic diagram illustrating two different 
routing schemes in accordance with an exemplary embodi-
ment of the present invention. 
FIG. 19 is a schematic diagram of a floating-gate bootstrap 
current source that is nearly independent of temperature in 
accordance with an exemplary embodiment of the present 
invention. 
FIGS. 3A-3B, collectively known as FIG. 3, are schematic 60 
diagrams illustrating a basic operational transconductance 
amplifier (OTA) circuit and switches necessary to implement 
the circuit on a fine-grain FPAA with only transistors in 
accordance with an exemplary embodiment of the present 
invention. 
FIGS. 20A-20C, collectively known as FIG. 20, are block 
65 diagrams illustrating a programmable waveform generator in 
accordance with an exemplary embodiment of the present FIGS. 4A-4C, collectively known as FIG. 4, are diagrams 
illustrating a layout, cross-section, and circuit symbol for a invention. 
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FIGS. 21A-21E, collectively known as FIG. 21, are sche-
matic diagrams illustrating the implementation of an arbitrary 
analog waveform generator in accordance with an exemplary 
embodiment of the present invention. 
FIGS. 22A-22D, collectively known as FIG. 22, are a dia-
gram and charts illustrating a floating-gate MOS device in 
accordance with an exemplary embodiment of the present 
invention. 
6 
system, a predetermined and significant amount of space 
would be necessary on the chip for the multiple components. 
By building larger, more flexible FPAAs 100, reconfig-
urable analog devices should become more analogous to 
today's high-density FPGA architectures. A large-scale 
FPAA 100 enables a very useful rapid prototyping system for 
analog circuit development. Indeed, analog floating-gate cir-
cuits have shown tremendous gains in efficiency (a factor as FIGS. 23A-23E, collectively known as FIG. 23, are charts 
illustrating frequency and time measurements of an analog 
waveform generator in accordance with an exemplary 
embodiment of the present invention. 
FIGS. 24A-24D, collectively known as FIG. 24, are a block 
diagram and charts illustrating a generated output waveform 
from an analog waveform generator in accordance with an 
exemplary embodiment of the present invention. 
10 much as 10,000) compared with custom digital approaches 
for the same applications. Accordingly, analog floating-gate 
circuits may have tremendous gains in efficiency as compared 
with custom digital approaches for the same applications. 
These techniques not only off-load difficult tasks from the 
FIGS. 25A-25D, collectively known as FIG. 25, are sche-
matic diagrams illustrating a modulation/demodulation inte-
grated circuit implementation in accordance with an exem-
plary embodiment of the present invention. 
15 digital signal processor (DSP), but off-load the more difficult 
tasks from the analog-to-digital converter (ADC), which does 
not generally share the same scaling benefits as digital com-
putation. Programmable analog techniques may be built upon 
floating-gate transistors utilizing FET transistors for non-
FIGS. 26A-26D, collectively known as FIG. 26, are charts 
illustrating various measurements of modulation and 
demodulation using an analog modulator/demodulator 
(PAMD) in accordance with an exemplary embodiment of the 
present invention. 
20 volatile storage and references, programmable signal-path 
transistors, and signal processing algorithms. 
FIGS. 27 A-27B, collectively known as FIG. 27, are charts 
illustrating frequency and time measurements of a demodu-
lated input signal in accordance with an exemplary embodi-
ment of the present invention. 
The present invention removes the isolation switch com-
ponents that would be coupled with each transistor and pro-
vides a single switch for each row and each colunm of an array 
25 120, thereby greatly decreasing the amount of die space 
required to implement an FPAA system 100 with program-
mable switches. Programming a particular transistor, a row or 
column of transistors, or a subset of transistors may be 
accomplished using the present invention through selection 
30 programming. DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS The present invention also provides an improved FPAA 
system 100 utilizing a floating-gate programmable transistor 
103 that may be used as a computational element, while 
35 maintaining a minimally sized switch element. The floating-
gate transistor 103 described herein may be part of a floating-
gate transistor array 120 used within the FPAA system 100. 
Referring now in detail to the drawing figures, wherein like 
reference numerals represent like parts throughout the several 
views, FIG. 1 illustrates a large-scale field-programmable 
analog array (FPAA) 100 utilizing computational analog 
blocks (CAB) 170 and floating-gate switches 103 in accor-
dance with an exemplary embodiment of the present inven-
tion. Traditionally, FPAAs are distinguished from one another 40 
by two basic components: a computational analog block 
(CAB) 170, and an interconnect network. A conventional 
FPAA's interconnect structure is most commonly connected 
As illustrated in FIG. lA, the floating-gate transistor array 
120 of the FPAA 100 may comprise a plurality of transistors 
103, such that each transistor 103 includes a source 106, a 
drain 109, and a floating-gate 112. Generally, the floating-
gate transistor array 120 may be configured to include at least 
two rows and at least two colunms of transistors 103, thereby 
forming a traditional array configuration. Although FIG. lA 
provides a floating-gate transistor array 120 having two col-
unms of transistors 103 and two rows of transistors 103 (e.g., 
a 2x2 array of transistors 103), the present invention may 
include many additional rows and columns of transistors 103 
or, alternatively, may include a two colunm, one row (2x 1) or 
one colunm, two row (lx2) transistor configuration. Indeed, 
the dashed lines in FIG. lA indicate that the illustrated float-
ing-gate transistor array 120 is only a portion of a larger, more 
complete floating-gate transistor array 120. Accordingly, one 
skilled in the art will recognize that the present invention may 
by MOS transistor switches driven by digital memory. If 
T-gates are not introduced, the range of passable signals 45 
within an FPAA is dramatically smaller than the range of the 
power supply, because of the non-linear resistance of the 
MOSFET. Accordingly, in most conventional FPAAs, T-gate 
switches are introduced, thereby requiring additional space 
and potentially introducing parasitics. Although alternatives 50 
to pass-FETs exist to improve bandwidth, such as Gm-C 
amplifiers, 4-transistor transconductors, and current convey-
ors, these alternatives often trade area for improved switch 
characteristics and still require physical memory for main-
taining connectivity. 55 be scaled to include many (e.g., millions) transistors 103. 
Most conventional FPAA systems do not have program-
mable switches (i.e., adjustable conductance) and, therefore, 
a significant amount of space is required for a memory ele-
ment for each switch device within the system. Conventional 
FPAA systems do not have programmable switches, because 60 
it would generally require that each transistor be surrounded 
with multiple programmable conductance switching compo-
nents designed to isolate the transistor for programming. As 
the number of programmable transistors within an array 
increases, so would the number of switching components 65 
needed to isolate each of the transistors. Obviously, for each 
programmable transistor used within a conventional FPAA 
The floating-gate transistor array 120 may also include a 
plurality of row programming switches 115 and a plurality of 
column prograniming switches 118, such that a row program-
ming switch 115 exists for each row of transistors 103 within 
the floating-gate transistor array 120 and a column program-
ming switch 118 exists for each colunm of transistors 103 
within the floating-gate transistor array 120. Each row pro-
gramming switch 115 includes an output 121 in communica-
tion with each transistor 103 of the corresponding row. Simi-
larly, each colunm prograniming switch 118 includes an 
output 124 in communication with each transistor 103 of the 
corresponding colunm. More specifically, each drain 109 of 
US 7,439,764 B2 
7 
each transistor 103 within a specific column is coupled to the 
output 124 of the corresponding column programming switch 
118. 
8 
the row selection switch 115 or column selection switch 118 
corresponding to the row or column including the subset of 
floating-gate transistors 103. This technique utilizes a com-
bination of the methods described above. Next, a row or 
column selection switch 115, 118 is activated for every inter-
section of the selected row or column that represents the 
location of a floating-gate transistor 103 included in the sub-
set. 
The large-scale FPAA 100 may also include a CAB 170 
having a first input terminal 166 and a second input terminal 
164, such that the first input terminal 166 is coupled to a 
source line corresponding to a first row of floating-gate tran-
sistors 103 and the second input terminal 164 is coupled to a 
source line corresponding to a second row of floating-gate 
Further, the floating-gate transistor array 120 of the FPAA 
100 may include a plurality of capacitors 127, for coupling 
the floating-gate 112 to the programming selection switch. 
Each capacitor 127 includes a first terminal 130 and a second 
terminal 133. The first terminal 130 of a capacitor 127 may be 
coupled with the floating-gate 112 of a corresponding tran-
sistor 103, while the second terminal 133 of the capacitor 127 10 
may be coupled with the output 121 of the corresponding row 
programming switch 115. Accordingly, each floating-gate 
112 of each transistor 103 within a specific row may be in 
communication with the output 121 of the corresponding row 
programming switch 115 via a capacitor 127. 15 transistors 103. Further, the CAB 170 may include an output 
terminal 162 coupled with a source line corresponding with a 
third row of floating-gate transistors 103. As described more 
fully below, a CAB 170 generally includes a plurality of 
computational blocks. In the present invention, a CAB 170 
The floating-gate transistor array 120 may additionally 
include a plurality of source lines 136, such that a source line 
136 exists for each row of transistors 103. The source 106 of 
each transistor 103 within a specific row may be coupled to 
the corresponding source line 136, thereby connecting all of 
the sources 106 of the transistors 103 within a row. 
20 typically includes a mixture of fine-grained, medium-
grained, and course-grained computational blocks, thereby 
providing more enhanced functionality. As explained above, 
each terminal of each CAB 170 component is coupled to a 
A ramp generator 142 adapted to provide a voltage pulse or 
ramp may be incorporated within the floating-gate transistor 
array 120. The ramp generator 142 includes an output 145 that 
connects to the input of each row programming switch 115. 25 
The voltage pulse provided by the ramp generator 142, there-
fore, may be provided to selected rows of transistors 103 
within the floating-gate transistor array 120. The ramp pro-
vided by the ramp generator 142 may be utilized by the 
saturation prograniming method (as described below) or 
sometimes by a rough programming method used to move the 
device into a proper prograniming range. Alternatively, an 
external ramp generator 142 may be used to supply a voltage 
pulse to the array. 
unique row of the floating-gate transistor array 120. 
The state in which the charge on the floating-gate transis-
tors 103 may be modified is referred to as the "programming" 
mode. In programming mode, all of the source lines 106 are 
pulled up to the power supply by a pFET. The drain lines 109 
are also pulled up to V DD by a pFET until selected for pro-
30 gramming. If it is determined that the switch is desired for 
programming, then the drain line 109 of the switch is con-
nected to an external voltage source 139, such as the drain 
voltage VD· Next, the gate input lines are also switched 
between an external potential (e.g., the gate voltage VG) and 
35 V DD' depending upon the selection circuitry used for pro-An external voltage source, such as the voltage applied to 
the drain 109 of the transistor 103 (i.e., VD), includes an 
output 139 coupled with the input of each column program-
ming switch 118. Providing a pulse to this output 139 line is 
the usual method of programming, when given a fixed source 
voltage 106 and gate voltage 121. Accordingly, the drain 109 40 
for each transistor 103 may be pulled to the external voltage 
source for selection purposes during prograniming (as 
described below). 
The present invention provides for prograniming a single 
floating-gate transistor 103, a whole row or column of float- 45 
ing-gate transistors 103, or a subset of floating-gate transis-
tors 103 within a row or column. For exemplary purposes 
only, to select a single floating-gate transistor 103A for pro-
gramming (as shown in FIG. lA), the row selection switch 
115B having an output 121B coupled with the desired float- 50 
ing-gate transistor 103A is activated. Also, the column selec-
tion switch 118A having an output 124A coupled with the 
desired floating-gate transistor 103A is activated. The point 
where the output 121A of the row selection switch 115B 
intersects with the output 124A of the columns selection 55 
switch 118A is the location of the desired floating-gate tran-
sistor 103A within the array 120. 
gramming. 
An important first step in injecting floating-gate pFET 
arrays is device isolation. Device isolation is achieved by 
driving only one pFET 103 at a time with both the source-
drain voltage (V sD) and the source-gate voltage (V sG) neces-
sary to tum the device "on". The transistor 103 of the selected 
switch may now be programmed using hot-electron injection. 
Given this architecture, isolation may be maintained until the 
conduction level of any pFET 103 along the column exceeds 
that which can be shut-off by connecting the gate input volt-
age to V DD· FIG. lD illustrates a prograniming timing dia-
gram corresponding to the programming of a floating-gate 
transistor 103 within the FPAA 100. 
The present invention also provides a unique method of 
programming the transistor components of the FPAA 100 by 
utilizing saturation techniques, instead of conventional pulse 
and measure methodology. Conventional hot-electron injec-
tion requires pulsing of the transistor 103 with a current for a 
short period of time and then measuring the programmed 
current to determine if the desired current has been reached. 
Such a process is slow and requires isolation of the transistor 
103, thereby removing it from the operational circuitry. 
The present invention, however, uses the relationship 
between the gate voltage and the saturation point of the tran-
sistor 103 to accurately program the desired current of the 
transistor 103. During use, the saturation prograniming 
method applies a predetermined voltage signal to the drain of 
the transistor 103 until a charge on the floating-gate 112 of the 
transistor 103 reaches a predetermined value that is within a 
In another example using FIG. lA, a complete row of 
floating-gate transistors 103C, 103D may be selected for pro-
gramming by activating the row selection switch 115A cor- 60 
responding to the row desired for prograniming. Alterna-
tively, a complete column of floating-gate transistors 103B, 
103D may be selected for programming by activating the 
column selection switch 118B corresponding to the column 
desired for prograniming. 65 relational tolerance of the original voltage applied to the 
floating-gate 112. No measuring of the current, therefore, is 
necessary during prograniming. FIG. lE illustrates a pro-
A subset of floating-gate transistors 103 within a row or 
column may be selected for programming by first activating 
US 7,439,764 B2 
9 
gramming timing diagram corresponding to the program-
ming of a floating-gate transistor 103 within the FPAA 100 
using the "saturation" methodology. Programming floating-
gate transistors within a floating-gate array 120 is more fully 
described in U.S. patent application Ser. No. 11/382,640. 
Large-Scale FPAAs 100 of the present invention provide 
for rapid prototyping of analog systems. Conventional meth-
ods of designing analog integrated circuits include lengthy 
processes which may take over a year, if multiple iterations of 
10 
a design are fabricated. Rapid prototyping of analog circuits 
offers significant benefits in the design and testing of analog 
systems. As FPAAs 100 are functionally the analog equiva-
lent to digital reconfigurable devices such as programmable 
logic devices (PLDs) and field-programmable gate arrays 
(FPGAs), FPAAs 100 provide a viable platform for rapid 15 
prototyping of analog systems. 
the precision of the result, because of the quantization and 
resulting representation of ones and zeros as discrete volt-
ages. Rare problems arise in digital systems generally when 
noise levels are high enough to move a signal from a logical 
one to a logical zero or vice versa. For analog systems, how-
ever, values are generally represented as continuous voltages 
or currents. Accordingly, any noise introduced into the system 
directly affects the precision of the result. For reconfigurable 
analog systems that rely on networks of switches to set the 
10 internal signal paths, the parasitics introduced by the switches 
may affect the result of the signal, which directly influences 
the performance of the FPAA 100. 
While traditional FPAAs 100 closely resemble early PLDs 
by focusing on small systems such as low-order filtering, 
amplification, and signal conditioning, the large-scale FPAAs 
100 of the present invention may be more analogous to mod- 20 
em FPGAs. The large-scale FPAAs 100 may include a sig-
nificant number of basic analog blocks (e.g., operational 
transconductance amplifiers, transistor elements, capacitors, 
etc.) that assist in providing the functionality used to imple-
ment high-level system blocks such as progranimable high- 25 
order filtering and Fourier processing. 
As mentioned above, the CABs 170 of the large-scale 
FPAA 100 may have multiple computational blocks having 
different granularity. FIG. lB illustrates the large-scale FPAA 
100 having a CAB array that may be interconnected through 30 
local and global switch matrices. Generally, two types of 
CABs 170 comprise the array: a general purpose CAB 170A 
and a vector-matrix multiplier (VMM) CAB 170B. The com-
ponents within the CAB 170 may be chosen to provide a 
mixture of analog granularity, from higher level processing 35 
circuits to basic transistors. 
As shown in FIG. lC, both CAB types may contain three 
capacitors 185 (two of which have a grounded terminal), an 
nFET transistor 103, a pFET transistor 103, three OTAs 179 
with programmable bias currents, two C4 programmable 40 
bandpass elements 182, and a programmable min/max ampli-
tude detector 188. In addition to these components, the VMM 
CAB 170B may also comprise a 4x4 vector matrix multiplier 
191. 
To illustrate noise sensitivity of analog systems, FIG. 2A 
provides a simple two-transistor current mirror. To incorpo-
rate this current mirror within a conventional FP AA, switches 
203 are introduced at the gate, source, and floating-gate (e.g., 
signal paths) of each transistor 103, as shown in FIG. 2B. 
Adding switches 203 in the signal path of an analog system, 
however, may introduce adverse effects including the addi-
tion of parasitic capacitance, resistance, and transistor leak-
age currents to the path. Such increased capacitance and 
resistance on a signal line generally lowers the bandwidth of 
the system. 
More specifically, FIG. 2B illustrates the current circuit of 
FIG. 2A with switches 203 added to the signal paths as would 
be configured if the current mirror were synthesized on an 
FPAA using MOSFET transistors in a computational analog 
block (CAB). In this case, there should not be any current flow 
between the gate nodes, so the voltage should remain equal on 
the two gate nodes even with the switches 203 in the signal 
path. Other circuits that have switches 203 in a signal path 
with current flowing through them may have a voltage drop 
across the transistor 103 that may vary nonlinearly. As the 
number of switches 203 in a given circuit increases, the per-
formance and functionality of the circuit will degrade signifi-
cantly. 
To address noise sensitivity, the present invention provides 
for the addition of routing capacitance to the large-scale 
FPAA 100, by connecting additional routing lines 173, 176 to 
the signal path. Routing connectivity for each floating-gate 
transistor 103, therefore, includes a local and global routing 
line 173, 176. 
With respect to design space, reconfigurable analog and 
digital devices may be encompassed with different design 
spaces. Functionality in the digital domain may be reduced to 
a basic set of combinational and sequential primitives. For 
example, a NAND gate may be configured to implement any 
The top and bottom CAB rows in the large-scale FPAA 100 45 
may be composed ofVMM CABs 170B, while the middle 
rows contain general purpose CABs 170A. Connections 
within and between the CABs 170 may be implemented 
through floating-gate switches, which connect the various 
component terminals to local and global routing lines 173, 
176. 
50 of the other Boolean logic gates. Thus, with a sufficiently 
large number ofNAND gates, any combinational logic func-
tion may be achieved. Similarly, an asynchronous read-only 
memory (ROM) primitive may be used to implement any 
combinational function. For sequential functions, any basic 
In run mode, the switches of the FPAA 100 connect the 
various components within desired circuits. Once character-
ized, these circuits may be used for rapid system prototyping. 
Rapid prototyping of analog systems, however, is not com-
pletely analogous to a corresponding digital system. Accord-
ingly, the development of robust, programmable analog cir-
cuits presents a number of challenges not found in digital 
systems. For example, noise sensitivity including the effects 
of the switch network on the results of a computation, and the 
design space to which programmable devices are applicable 
present more complicated factors in designing large-scale 
FPAAs 100. Each of these issues needs to be addressed in 
order to provide a more useful large-scale FPAA 100. 
Analog circuits tend to be more sensitive to noise than 
digital designs. Indeed, digital designs may tolerate a rela-
tively large amount of noise in the system without affecting 
55 storage element (e.g., flip-flop or latch) may be used to pro-
vide the necessary memory. Most modern FPGAs use asyn-
chronous RO Ms to synthesize the combinational logic, while 
using D-type flip-flops for implementing the memory/se-
quential logic. Thus, by replicating these two basic primitives 
60 thousands of times across a chip (and a sufficient routing 
network), an FPGA may be created that synthesizes a very 
large number of different digital systems. 
Unfortunately, a sufficiently generic set of medium-
grained building blocks (on the same order of complexity as 
65 flip-flops or asynchronous RO Ms) do not exist for synthesiz-
ing a wide-range of analog circuits. To achieve the desired 
generality in analog circuits, fine-grain building blocks, such 
US 7,439,764 B2 
11 
as transistors, resistors, diodes, and capacitors are used. 
Indeed, a large number of analog systems are built with these 
basic blocks. 
These primitives, however, are so fine-grained that it 
requires a large number of components-and thus a large 
number of switches-to implement a design. As explained 
above, the large number of switches introduces parasitics that 
significantly degrade the performance of the analog circuit. 
To illustrate the design space problem for analog systems, 
FIGS. 3A-3B provide a basic operational transconductance 
amplifier (OTA) 179 circuit and the switches 203 necessary to 
implement the circuit on a fine-grain FPAA 100 using only 
transistors 103. More specifically, FIG. 3A shows a circuit 
diagram for a basic 9-transistor OTA 179, while FIG. 3B 
illustrates the same OTA 179 with the switches 203 necessary 
to synthesize the circuit on a fine-grained FPAA 100. The 
fine-grained FPAA 100 design requires at least twenty-seven 
switches 203, in addition to the nine transistors 103, to imple-
ment the desired OTA 179. As described above, the switches 
203 may drastically affect the performance and functionality 
of the OTA 179 and may break the analog circuit. In order to 
mitigate these effects, courser-grained blocks should be used. 
The use of course-grain blocks is implemented while still 
maintaining sufficient flexibility, functionality, and general-
ity. Course-grain blocks may provide increases in perfor-
mance and robustness, over fine-grain blocks, but if the basic 
building blocks of the FPAA 100 are of too high a level, then 
the flexibility may be greatly diminished. 
To ensure flexibility, the CABs 170 of the present FPAA 
100 includes a wide range of fine-grained, medium-grained, 
and course-grained components. Consequently, there will 
often be more than one way of synthesizing the same system 
on the FPAA 100. Such a configuration provides the most 
flexibility to end-users, because the levels of performance, 
utilization, flexibility, and complexity may be varied. 
Conventional FPAAs are often of small size and lack gen-
erality, thereby making them somewhat limited in applica-
tion. The switches 203 used in FPAAs are very important, 
because the signals are affected by any non-ideal character-
istics. An ideal switch 203 has zero impedance when the 
switch 203 is "on" and infinite impedance when the switch 
203 is "off." Also, for practical purposes, the switch should 
also be small and easily controlled. 
12 
charge on the floating-gate node, thereby accurately control-
ling the current flow through the pFET channel. 
To increase the quality of each switch, the floating-gate 
transistors may be programmed to the far extremes of their 
range. When switches are being programmed to the "off' 
state, minimal currents, such as in the low femtoampere 
range, may be measurable. These measurements are gener-
ally near the limits of the standard laboratory equipment. 
Current measurements, therefore, are taken at a larger drain-
10 to-source voltage, in order to extend the viable prograniming 
range. Typically, the drain-to-source voltage (V Ds) is set to 
the supply voltage (V DD), and an increase in V Ds is achieved 
by increasing V DD· FIG. 5 illustrates current measurements 
for floating-gate switches. One skilled in the art will recog-
15 nize that the current measurements provided in FIG. 5 are for 
exemplary purposes only and, therefore, the chart in FIG. 5 is 
intended to provide a better understanding of the invention, 
without limiting the scope of the invention. As shown in FIG. 
5, measuring the currents with V DD=6.5 V, allows the I-V 
20 curves to be visible to the programming infrastructure one 
volt below the point visible when V DD=3.3V. 
For simplicity, the voltages on the gate capacitors of all the 
switches may be set to a constant potential. This means that 
the voltage driving the gate capacitors should be the same for 
25 both "on" and "off' switches. To determine the appropriate 
gate voltage for run mode, the relative quality of "on" and 
"off' switches should be balanced. As illustrated in FIG. 5, 
the "off' switches do not pose a problem, because any gate 
voltage selected at or above 0.3V should provide sufficiently 
30 high impedance. The "on" switches, however, exhibit a 
decrease in quality as the gate voltage is increased to V DD· 
Thus, an operating gate voltage of 0.3 V may be deemed 
appropriate for the current programming scheme. During 
programming, currents may be measured with V=3.3 V for 
35 large currents and V=6.5 V for small currents, such that the 
programming range of the device is effectively extended. 
The FPAA 100 design of the present invention may use 
floating-gate elements as switch elements and as program-
mable resistor elements. Further, the FPAA 100 designs may 
40 include precision current sources and progranimable transis-
tors 103. Such a configuration, results in a very compact 
architecture that reduces the number of individual circuit 
elements, while simplifying the signal routing and retaining 
The present invention provides for a large-scale FPAA 100 
that address the complex design space that analog designs 45 
entail (including a wide-range of linear and nonlinear func-
tions), while keeping switch parasitics (e.g., noise) mini-
mized. The switches 203 used in the present invention are 
based on floating-gate transistors 103 and may be used to 
approximate the ideal switch. Additionally, the floating-gate 50 
switches 103 may be programmed to states between "on" and 
"off," thereby synthesizing a finite resistance. Such switches 
103 of the present invention, therefore, may be used as a 
resistive circuit element within the design. 
functionality. 
When used as a switch, the floating-gate should be as 
transparent a part of the circuit as possible. FIG. 5 shows, 
however, that the floating-gate transistor 103 can also be used 
as an in-circuit element (e.g., a computational element). By 
adjusting the charge on the floating-gate node between the 
extremes used for the "on" and "off' states, the impedance of 
the switch can be varied over several orders of magnitude. 
Accordingly, a variable nonlinear resistor may be synthesized 
by the floating-gate switch. 
Indeed, using the floating-gate switches as in-circuit ele-
ments allows for a very compact architecture. The physical 
design area needed for the CABs 170 is reduced greatly, 
because the present invention eliminates the need for resistors 
(which consume relatively large amounts of space on CMOS 
processes) as separate components. Also, by reducing the 
The switches 103 used in the large-scale FPAA 100 may be 55 
standard pFET devices having gate terminals that are indi-
rectly connected to signals through capacitors (e.g., no direct 
current path to a fixed potential). FIG. 4 shows a layout (FIG. 
4A), cross-section (FIG. 4B), and schematic diagram (FIG. 
4C) for a floating-gate transistor device 103. The gate termi- 60 
nal of the floating-gate pFET device may be well insulated 
from external signals. Such insulation allows the floating-
gate pFET to maintain a permanent charge, and thus be used 
as an analog memory cell similar to an EEPROM cell. The 
current through the pFET channel is dependent on the charge 65 
of the floating-gate node. Accordingly, hot-electron injection 
and electron tunneling may be used to decrease or increase the 
number of individual circuit elements, signal routing is sim-
plified, while retaining functionality. 
Conventional FPAA designs often rely on switches as the 
primary or sole programmable element on the chip. Biases, 
multiplier coefficients, resistances, and similar elements are 
set via off-chip components or with capacitor banks or current 
mirror banks. The ability to modify or program the actual 
analog computational logic, therefore, may be severely lim-
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ited. The present invention utilizes floating-gate transistors 
103 within the computational logic, thereby allowing direct 
modification of circuit characteristics. 
Moreover, floating-gate transistors 103 may be used within 
the CABs 170 to set bias voltages for the OTAs 179, adjust the 
corner frequencies on the capacitively coupled current con-
veyors, and set multiplier coefficients in the vector-matrix 
multipliers 191. In this manner, the floating-gate transistors 
103 allow the characteristics of the computational elements to 
14 
provide the ability to perform logarithmic and exponential 
functions as well as convert back and forth between current 
and voltage. 
be programmed on-chip, while still maintaining a compact 10 
CAB 170. By allowing both the switch networks and the 
computational logic to be programmable, the flexibility and 
usability of the FPAA 100 is greatly enhanced over previous 
designs. 
The three capacitors 185 may be fixed in value to minimize 
the size of the CAB 170 and may be primarily used on the 
outputs of the OTAs 179, but they can be available for any 
purpose. The variable capacitor and/or current mirror banks 
found in some designs are not needed here, because the use of 
floating-gate transistors in the OTAs 179 should give the user 
sufficient control in progrannning the transconductance of 
the amplifiers. Eliminating the need for large capacitor banks 
creates a large savings in the design area required for each 
CAB 170. 
For example and not limitation, the high-level computa-
The present invention may utilize floating-gate devices as 
the only programmable element on the chip, thereby greatly 
simplifying the configuration of the chip. Additionally, all of 
the floating-gate transistors 103 may be clustered together to 
aid in the progrannning logic and signal routing. Decoders on 
the periphery of the circuit may be connected to the drain, 
source, and (through a capacitor) gate terminals of the float-
ing-gate matrix. During programming mode, these decoders 
allow each floating-gate transistor to be individually pro-
grammed using hot-electron injection. 
FIGS. 6A-6B illustrate the routing architecture of large-
scale FPAAs 100 as a combination of global and local switch 
networks. The routing architecture assists in the implemen-
tation of desired systems utilizing the FPAA 100. Each CAB 
170 may have an associated local switch network for making 
connections within a single CAB 170. The switches' source 
lines may be routed along the rows and connect the inputs and 
outputs of each CAB 170 to the switch network. The drain 
lines of the switches may be connected along the colunms. By 
turning a switch on, a single row (source) may be connected 
through the switch to a single colunm (drain). 
The size of the switch network is dependent on the number 
ofl/O lines in each CAB 170. For the design shown in FIG. 6, 
there are two exemplary types of CABs 170. For the larger 
CABs 170, the local switch networks may be comprised of a 
1 Ox42 matrix of switches, and for the smaller CABs 170, the 
local switch networks may be comprised ofa 1 Ox32 matrix of 
switches. Each local switch network may be integrated into a 
matching global routing switch network. The global routing 
switch network allows local signals from a CAB 170 to be 
connected to the global routing busses 173 and be routed off 
the chip or to another CAB 170. There may also be 10x8 
switch networks at each junction of the horizontal and vertical 
global routing busses 173. 
The computational logic of the present invention may be 
organized in a compact CAB 170 providing a naturally scal-
able architecture. CABs 170 may be tiled across the chip in a 
regular, mesh-type architecture with busses and local inter-
connects in-between, as shown in FIG. 6A. 
15 tional blocks used in the present invention may be second-
order section (SOS) bandpass filter modules 182 comprised 
of two capacitively coupled current conveyors (C4 ) and a 4x4 
vector-matrix multiplier block 191. In general, the C4 SOS 
module provides a straightforward method of sub banding an 
20 incoming signal. Accordingly, Fourier analysis may be per-
formed with results analogous to performing a fast Fourier 
transform (FFT) in the digital domain. The vector-matrix 
multiplier block 191 allows the user to perform a matrix 
transformation on the incoming signals. Together these 
25 blocks can be used like a Fourier processor. In addition, a 
peak detector may be added to each CAB 170. The peak 
detector allows the amplitude to be extracted from the incom-
ing waveform and is useful for doing static or dynamic gain 
adjustments on individual subbands of the incoming signal. 
30 
As illustrated in FIG. 6A, the architecture may be nonho-
mogeneous in that there are two different CABs 170 tiled 
across the chip. The small CAB 170 may be identical to the 
large CAB 170, except that the small CAB 170 does not 
35 include the vector-matrix multiplier module 191. Designs 
will typically only utilize one vector-matrix multiplier for 
every four CABs 170, because the vector-matrix multiplier 
191 generally requires four inputs, wherein each input is often 
derived in a separate CAB 170 (from a separate subband 
40 created by the C
4 SOS module). FPAAs 100 that have 50 to 
100 CABs 170, therefore, may be made more compact by 
removing the vector-matrix multiplier 191 from all the CABs 
170 except those on the top and bottom rows (assuming the 
FPAA 100 is more or less square in design). Alternatively, the 
45 vector-matrix multipliers 191 in some of the CABs 170 may 
be replaced with other specialized circuits to increase func-
tionality and performance for a targeted application. 
An exemplary FP AA 100 design is provided to characterize 
the switches, computational logic, and programming infra-
50 structure of the large-scale FPAAs 100 of the present inven-
tion. One skilled in the art will recognize, however, that the 
example FPAA 100 is provided for a better understanding of 
the invention, without limiting the scope of the invention, and 
that the present invention provides for the design of other 
55 large-scale FPAAs 100. The exemplary FPAA 100 design to 
be examined includes two CABs 170 connected by a floating-
gate crossbar switch network. The CABs 170 are similar to 
the large CAB 170 illustrated in FIG. 6B. 
Many exemplary CABs 170 may be imagined using this 
technology. For example, FIG. 6B shows one exemplary 
CAB 170 having enhanced functionality by a mixture of 
fine-grained, medium-grained, and coarse-grained computa-
tional blocks similar to many modern FPGA designs. The 
computational blocks should be carefully selected to provide 60 
a sufficiently flexible, generic architecture while optimizing 
certain frequently used signal processing blocks. For gener-
ality, three OTAs 179 are included in each CAB 170. An OTA 
179 may be effective for implementing a large class of sys-
tems including amplification, integration, filtering, multipli- 65 
cation, exponentiation, modulation, and other linear and non-
linear functions. In addition, the two FET devices may 
As discussed above, the resistance and capacitance of the 
floating-gate switch are important characteristics. FIG. 7 
illustrates switch resistances for a floating-gate pFET, stan-
dard pFET, and a standard two-transistor T-gate. One skilled 
in the art will recognize that the resistance measurements may 
vary depending on the quality of the floating-gate switch and, 
therefore, the chart in FIG. 7 is used to provide a better 
understanding of the invention, without limiting the scope of 
the invention. 
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programmed bias current and measured corner frequency. By 
fitting a curve to this data, the ability to predict the necessary 
bias current for a desired corner frequency may be achieved. 
This is important, because the designer will typically want to 
specify the system parameters in terms of corner frequency, 
Q-peak, time constants, offsets, etc. and then let the program-
ming interface make the translation to the appropriate bias 
currents to generate these currents while prograrmning the 
floating-gate transistors. 
In a second exemplary analog system, a SOS filter may be 
implemented along side the FPAA 100. Accordingly, FIGS. 
lOA-lOC illustrate a second-order section (SOS) filter 
together with an FPAA 100 and associated frequency. The 
chart in FIG. 10 is for exemplary purposes only and is pro-
For reference, FIG. 7 also shows the resistance of a stan-
dard pFET (with an SRAM memory bit setting the gate) and 
transmission gate (T-gate) (both an nFET and a pFET passing 
the signal). When prograrmned to a point that is not extremely 
"on", the floating-gate switch exhibits a resistance that is very 
similar to the standard pFET. By injecting the floating-gate 
switch further, however, the voltage on the isolated gate node 
may be pushed lower and thus the resistance curve shifts to 
the left. By programming the switch far enough, the resis-
tance through the switch may maintain a more consistent 10 
level through the operating range (power rails) of the switch. 
This allows a single floating-gate pFET to exhibit a resistive 
characteristic that is similar to the resistance of a standard 
T-gatewith two transistors. The resistance of the floating-gate 
switches may be approximately 10 Qk, which is expected for 
relatively small (W/L=3) pFETs. 
15 vided to better teach the invention, but is not intended to limit 
the present invention. The fixed-value capacitors and OTAs 
179 from a single CAB 170 may be used to synthesize the 
circuit.Using the floating-gate programmable biases, the two 
OTAs 179 in a source-follower configuration may be biased 
The "off' resistance is generally harder to measure given 
the limitations of standard test equipment. Even at a 
20 to the same level and the third OTAs 179 bias current may be 
increased to adjust the Q-peak of the system. FIG. lOC illus-
trates the frequency response for the circuit and, as expected, 
the Q-peak increases as the third bias current (e.g., conduc-
V ns=3.3V, current through the "off' switches may be below 
the measurable range of standard picoammeters. Accord-
ingly, the "off' resistance should preferably be in the gigaohm 
range or alternatively at least in the hundreds of megaohms 
range. Likewise, the parasitic capacitance of the switches 
may be difficult to measure when they are embedded in the 
switch network and accessible only through the prograrmning 25 
infrastructure. A theoretical estimate based on the layout and 
fabrication parameters yields a value of approximately 1 fF 
for each switch on each column and row. Thus, for the exem-
plary FPAA, each column is approximated to contribute 96 fF 
tance) increases. 
For second-order functions such as the SOS, reasonable 
Q-peaks and filter bandwidths should include small bias cur-
rents (in the picoampere to femtoampere range). While the 
floating-gate transistors can set bias currents this low, the 
constraint becomes the ability to accurately measure these 
of parasitic capacitance and 46 fF for each row. 
For exemplary purposes, an analysis of a number of differ-
ent analog systems on the example FPAA 100 is provided. 
These systems may vary from simple one and two element 
systems to more complex systems with as many as seven 
on-chip components. These systems may also use a range of 
different CAB 170 components, including fine-grained (tran-
sistors and capacitors), medium-grained (OTAs 179), and 
coarse-grained (C4 SOS and peak detector) components. In 
each of these examples, floating-gate transistors 103 may be 
used as current sources to set biases. Depending on the circuit, 
these prograrmnable biases may be shown to control filter 
corner frequencies, Q-peaks, and time constants. 
In a first exemplary analog system, a first-order filter may 
be implemented in the FPAA 100 using an OTA 179 within 
one of the CABs 170. FI GS. SA-SB illustrate a circuit mapped 
onto an FPAA 100 using floating-gate switches. By program-
ming the floating-gate charge, the current may be set in the 
current mirror (the other half of the current mirror is internal 
to the wide-range OTA 179). The effective conductance, 
therefore, may be modified for each of the OTAs 179 on the 
chip. Using the switch matrix, an OTA 179 located in one of 
the CABs 170 may be connected in a source-follower con-
figuration, and two external pins may be routed to the OTA 
179 as the input and output signals. Further, each OTA 170 
may have a current mirror and floating-gate current source 
that sets its biases. 
FIGS. 9A-9B provide frequency measurements of a 
source-follower circuit for several bias currents. One skilled 
in the art will recognize that the frequency measurements are 
for exemplary purposes only and, therefore, the charts in FIG. 
9 provide a better understanding of the invention, without 
limiting the scope of the invention. Once the switch network 
is configured, the biasing floating-gate transistor 103 may be 
programmed to vary the corner frequency of this first order 
filter. FIG. 9A illustrates the frequency response for several 
programmed corner frequencies within the first exemplary 
analog system. FIG. 9B illustrates the correlation between 
30 currents while programming the floating-gate transistors 103. 
An important consideration for such a design is the relative 
sizing of the transistors that set the bias currents. The floating-
gate transistor 103 shown in FIG. SA sets the current through 
the nMOS current mirror (the other half of the current mirror 
35 is internal to the OTA 179 module). To set small bias currents, 
it may be preferable to have the nFET and floating-gate tran-
sistor 103 sized larger than the current mirror nFET internal to 
the OTA 179. In this configuration, the current mirror func-
tions as a current divider, and thus, very low bias currents may 
40 be set by prograrmning the floating-gate transistor 103 to 
generate currents in the picoampere range. 
Generally, the OTAs 179 for the exemplary large-scale 
FPAA 100 are standard nine-transistor wide-range OTAs 179 
with W/L=l.8/1.8, and a bias transistor W/L of 8.1/1.8. 
45 Although the OTAs 179 used in this example are fairly 
generic, the FPAA fabric may be designed to be highly flex-
ible, and the CABs 170 may be enhanced with any OTA 179 
type desired. Thus, the overall architecture may remain fixed, 
while the specific components and their respective perfor-
50 mance characteristics (e.g., signal-to-noise ratio, dynamic 
range, distortion, input linear range, etc.) may be modified for 
different target markets. Additionally, the use of floating-gate 
transistors to set the bias currents allows a large degree of 
freedom in adjusting the circuit characteristics. Floating-gate 
55 transistors 103 similar to those that set the bias current in the 
OTAs 179 may be programmable over at least three and a half 
orders of magnitude to over over seven orders of magnitude. 
As illustrated in a third exemplary analog design, the avail-
ability ofOTAs 179 and grounded capacitors makes the large-
60 scale FPAA 100 ideal for implementing Gm-C filters. One 
way to realize a particular filter is by modeling it with resis-
tors, inductors, and capacitors, and then synthesizing the 
design using Gm-C filters. In this example, a third-order But-
terworth filter may be implemented. FIG. llA illustrates the 
65 canonical prototype of the filter, a double-resistance termi-
nated LC filter. FIG. llB illustrates a Gm -C filter generated by 
using a signals emulation method. In order to maintain a 
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maximally flat response, the 2*gm 1 should equal gm2 . Accord-
ingly, the bias current of OTA-3, as shown in FIG. llB, may 
be set to half of the other OTA 179 bias currents. FIG. llC 
illustrates a frequency response created by using a range of 
bias currents. As expected, the comer frequency of the filter 5 
may be proportional to the bias currents of the OTAs 179. The 
lower comers may be obtained by using a bias current in the 
range of hundreds of pico-amps, while the highest comers 
may require currents of up to 1 µA. 
18 
frequency components. The C4 SOS module 1303 may be 
biased to have a center frequency near 1.8 kHz, and the OTA 
179 may be configured to be a noninverting buffer. Also, as 
shown in FIG. 13B, the output of the system may be smooth-
ened by adding an external 2.2 µF capacitor at the output of 
the FPAA 100. The smoothing (i.e., low-pass filtering) of the 
output may create a longer effective time constant for the 
system. 
Very complicated systems may be implemented using the 
present invention. For example, large-scale FPAAs 100 may 
be composed of multiple input translinear elements (MITEs ), 
which enable direct programmable synthesis of algebraic 
differential equations. Further, systems as complicated as 
adaptive filters for chaotic systems (Lorenz systems) may be 
As described above, the CABs 170 on the exemplary FPAA 10 
100 may have several special-purpose components that have 
been designed to optimize specific functions. In particular, 
the CABs 170 may include programmable peak detectors 188 
and programmable bandpass filter modules 182 (C4 SOS cir-
cuits). 
Advantageously, a wide range of analog systems may be 
implemented and configured on a large-scale FPAA 100 hav-
ing multiple CABs 170 contained thereon. In particular, dif-
ferentiators, cascaded SOSs, bandpass filters, matrix trans-
forms (including discrete cosine transforms and wavelet 20 
transforms), and frequency decomposition may be all well 
suited for such an architecture. In the audio arena alone, 
designs may be prototyped to implement forms of noise sup-
pression, audio enhancement, feature extraction, auditory 
modeling, and simple audio array processing. Other potential 25 
interest areas include communications signal conditioning 
(modulation, mixing, etc.), transform coding, and neural net-
works (with external training). Many of these systems rely on 
efficient subband processing and, therefore, each CAB 170 
may be designed with a C4 SOS bandpass filter module to 30 
optimize this operation. 
15 compiled into a large-scale FPAA 100 as provided by the 
present invention. 
Moreover, the C4 SOS module may comprise two C4 mod-
ules cascaded with a buffer in-between them. Either C4 mod-
ule may be used separately by spreading apart the corner 
frequencies of the other module. FIG.12A-12B illustrate the 35 
frequency response plots of each of the individual C4 mod-
ules. The frequency data provided in FIG. 12, however, is for 
exemplary purpose only and is not intended to limit the scope 
Given the great potential of programmable analog technol-
ogy, particularly as instantiated in the large-scale FPAA 100 
approaches described above, the present invention may also 
be used in systems requiring a significantly large range of 
signals and that include extreme environmental conditions. 
For example, applications utilized in space exploration simul-
taneously provide difficult signal ranges (100 MHz to GHz 
operation), as well as difficult environmental conditions (e.g., 
large temperature changes and radiation). 
For such a demanding system, a reconfigurable FPAA 100 
may require some form of digital control to measure the 
results of the FPAA block, compute any errors from ideal 
operation, and then reprogram the structure, if necessary. 
FIG. 14 illustrates the top-level architecture of a self-recov-
ering system utilizing a programmable OTA-based FPAA 100 
under the control of a digital control system to adapt the 
system based on a range of environmental and process con-
ditions. 
The FPAA design provided in FIG. 14 may be limited by 
the number of extra switching elements to implement a par-
ticular function. Indeed, the bandwidth of an array is 
inversely proportional to the number of switches connected 
on a given line, and inversely proportional to the number of of the invention. The bandwidth and Q-peak of the C4 mod-
ules may be quite different. This is due to the difference in 
output capacitance of each module. The output of the first C4 
may be tied to the input of a buffer, which results in a rela-
tively small capacitance. The output of the second C4 , how-
ever, may be tied into the switch network. Therefore, the 
output load capacitance for this device will be much higher 
due to the parasitics of the switches and the capacitance of the 
next circuit in the path. 
40 switches needed to make a connection. The present invention 
may utilize banks of parallel OTAs 179, each having pro-
grammable bias currents, to provide high-speed operation of 
the FPAA 100. In order to switch topologies within the large-
scale FPAA 100, the desired OTAs 179 may be programmed 
45 forthe particular configuration. Although one could design an 
FPAA 100 where all switching elements are OTAs 179 or 
other amplifiers, the tradeoff may be higher power dissipa-
tion. FIG. 12C illustrates a desired second order roll-off from 
the output of the module, when each cascaded C4 is set to the 
same corner frequencies. In all of these plots, the corner 50 
frequencies may be shown to be programmable over a wide 
range of frequencies. The bias current to comer frequency 
correlation may be different for each of the cascaded devices. 
All of the bias currents for these plots, however, may be 
within the range of 25 pA to 200 nA. 
FIG. 15 illustrates a top-level diagram for a basic OTA-
based FPAA 100 of the present invention. This particular 
configuration may utilize an array of CABs 170, which is 
referred to herein as a MegaCAB 1503. Each MegaCAB 1503 
may include five CABs 170 (having multiple OTAs 179) per 
block. The inputs and outputs for these blocks may be differ-
55 ent to allow in cleaner, power-supply immune signals having 
low-distortion. One skilled in the art will recognize that 
although the diagram in FIG. 15 provides for a 16x8 switch 
matrix having eight MegaCABs 1503, the present invention 
The coarse-grain components are most useful when they 
can be combined to form a larger system. Indeed, larger 
systems may be compiled into a two CAB 170 system. FIG. 
13A illustrates an exemplary circuit using a C4 SOS block 
1303, an OTA 179, and a peak detector 188 in series. Such a 60 
configuration may be very powerful when it is replicated 64, 
128, or more times on the FPAA 100, with the center frequen-
cies of the bandpass filters varying over the desired frequency 
range. The outputs of the different sub bands may be analo-
gous to the magnitudes of the discrete Fourier transform. 
FIG. 13B illustrates that the signal for single subband may 
be an amplitude-modulated signal with 1.8 and 10.0 kHz 
may include any number of MegaCABs 1503 and, therefore, 
may support a smaller or larger switch matrix. 
The use of eight Mega CAB 1503 Gm -C filters in the present 
example provides for a straightforward architecture allowing 
full-interconnection between elements. Each MegaCAB 
1503 may be associated with a row of digital switches, which 
65 may be set either as SRAM blocks controlling transmission-
gate switches or floating-gate switch elements. The complex-
ity in each CAB 170 may be reduced to allow for potentially 
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higher-frequency operation and a more environmentally tol-
erant design. This exemplary architecture may be expanded to 
multiple routing depths by increasing the number of Mega-
CABs 1503 used, and may be expanded to multiple levels of 
granularity. Table 1 provides a summary of parameters for the 
exemplary OTA-based FPAA integrated circuit design. 
TABLE 1 
Parameter Value Parameter Value 
MegaCABs 8 (5 CABs each) Programmable <1024 (analog) 
Elements 
CABs 40 (8 OTAs each) 128 (digital, SRAM) 
Estimated 6mmx 6mm Program Time -1 s (with proper 
Die Area Ammeter) 
10 
15 
Progranmiing the OTA-based FPAA 100 may be accom-
plished by programming the current-source floating-gate 
pFET transistors at each OTA 179. The small number of used 
OTAs (240) keeps the floating-gate programming complexity 20 
relatively low and, therefore, utilizes less complicated pro-
gramming techniques. 
Using a proper off-chip current measurement, the entire 
FPAA 100 may be programmed in approximately one second. 
Further, the signal frequency operating range may range from 25 
1 MHz to 10 MHz and potentially up to 100 MHz. Each 
Mega CAB 1503 may be configured as an array of five OTA 
CABs 170 capable ofimplementing any second-order section 
(SOS) and, therefore, no additional switches are necessary to 
modify the topology of the filters. Generally, the capacitor 30 
associated with the Mega CAB 1503 blocks may be set utiliz-
ing the desired signal-to-noise ratio (SNR) and power dissi-
pation for the elements. 
FIG: 16 illustrates an exemplary CAB 170 block for the 
OTA-based FPAA 100 architecture. The basic CAB 170 35 
block may be represented as a single Gm stage. The basic 
CAB 170 block may also be composed of multiple parallel 
20 
typical temperature insensitive floating-gate designs use volt-
age-mode circuits. Further, using floating-gate pFET devises 
as switch elements results in an on-switch resistance, which is 
most often better than the resistance ofT-gate switches. 
For OTA 179 elements, however, the resulting transcon-
ductance is set by a current, which requires a relatively clean 
current reference, and therefore poses a challenging problem 
for temperature insensitive FPAA designs. 
Generally, the temperature dependence for a MOSFET 
device depends upon the region of operation. For example, 
subthreshold current operation gives an exponential depen-
dence on current, while above-threshold operation gives a 
polynomial dependence on the current. The dependence 
comes from the shift in threshold voltage with temperature, as 
well as the change in mobility with temperature. A current 
source transistor for subthreshold currents biased with a con-
stant gate voltage may easily vary by a factor of 10 over a 0° 
C. to 40° C. range. To achieve temperature resistant circuits 
with current outputs, the present invention utilizes current 
mirror topologies based around one temperature insensitive 
current reference, like a bootstrap current source. For 
example, in subthreshold operation, a current mirror may be 
described as 
(1) 
where the other temperature effects may be drastically 
reduced by matching physics of the two-paired transistors for 
the current mirror. If the two transistors have different (W /L) 
values, then W may be related to the ratio of these values, 
which is also temperature independent. By utilizing floating-
gate circuit techniques, the difference in threshold voltages 
may be directly programmed, therefore giving two options. 
First, the two threshold voltages may be progranmied to be 
substantially identical, independent of process variations, and 
therefore W is constant with respect to temperature. In this 
method, any gain comes from changes in (W /L) values or by 
switching various floating-gate transistors 103 "on" or "off." 
Second, the two threshold voltages may be programmed to 
G stages, where each bias may be progranmied using a float-
ing-gate element. Such a topology eliminates the need for 
switches in the CAB 170, while allowing for potentially 
higher operating frequencies and performance. Further, each 
of the Gm stages could be designed for different linearity, 
noise, and SNR specifications. 
40 be different in order to get a continuous change in W. The 
further the two threshold voltages apart, however, the larger 
the potential temperature dependence. For example, a 300° C. 
degree temperature change for a baseline W of2 results in an 
approximate 25% error or 2-bit accuracy. For exemplary purposes only, Table 2 shows the pinouts 
required for a 40 pin (ceramic package) version for the pro- 45 
posed integrated circuit design. The same design could be 
bonded to a larger package for more I/O and test points. The 
size of the capacitors in each CAB block should be related to 
the desired SNR of the CAB 170. 
Differential inputs 
Differential outputs 
Vdd/GND 
TABLE2 
4 (8 pins) 
4 (8 pins) 
4 
Test Pins 
Shift Reg for SRAM 3 (Input, clock, 
data) 
Program control 
lines 
FG Prag Addresses 
Drain, Gate, 
Tunnel, Prag 
10 
Within this embodiment, the present invention provides a 
large-scale FPAA 100 integrated circuit having an array of 
floating-gate devices driving OTA 179 elements, such that the 
array is relatively temperature insensitive over a range of 
-180° C. to 120° C. (approximately a 50% change in tem-
perature from normal operational conditions). The resulting 
voltage store on a capacitor is generally insensitive to tem-
perature (assuming an ideal capacitor), because floating-gate 
circuit approaches are based on charge storage. As a result, 
Both techniques may be utilized for design where tempera-
ture is an important issue. Above threshold operation has less 
of a shift with temperature, where the shift with temperature 
will result in a nonlinear gain function with a threshold shift. 
The correct temperature dependence of the reference cir-
50 cuit should be determined. For an OTA-based implementa-
tion, the resulting transconductance (Gm) temperature should 
be independent. For subthreshold operation, Gm is generally 
inversely proportional to Un therefore, the bias current 
should be proportional to Un which may be achieved using a 
55 bootstrap current source and a temperature insensitive resis-
tor. When operating with either subthreshold currents or 
above-threshold currents, the approach results in a transcon-
ductance that is proportional to 1/R, where R is the bias 
resistor in the bootstrap current source (but not the transistor 
60 parameters). Temperature insensitive bias resistors are pos-
sible either externally or by using a combination of two resis-
tive materials, where the resistance changes in different direc-
tions as a function of temperature. 
FIG. 17 shows an exemplary circuit for a temperature 
65 sensitive biasing scheme. The reference current may be built 
using a bootstrapped current source (generator) 1703, which 
may be ratioed by a bias (B) for a particular circuit. The 
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current may set the front-end of multiple floating-gate current 
mirrors. For temperature insensitivity, all transistors may be 
programmed to be equal, including their relevant threshold 
voltage shifts. Multiple floating-gate elements may be used to 
get a power of the reference circuit. This approach requires a 
temperature insensitive R, which should be a combination of 
on-chip and off-chip resistors. 
FIG. 18 illustrates a solution for temperature insensitivity 
by activating a path through a sequence of programmed 
amplifiers (i.e., an OTA 179) to make a connection. Two 
different routing schemes exist: one stage and multiple stage 
OTAs 179. These approaches, like their digital counterpart, 
result in a faster signal transmission typically at the expense 
of additional power consumed. The OTA 179 approaches 
result in lower network capacitances, thereby further increas-
ing the signal speed. The OTA 179 switches may require a 
larger area than floating-gate switches or T-gate switches, 
resulting in more conservative routing architectures. 
These approaches are consistent with the precision current 
programming schemes. Switch matrices may be most effec-
tive at low frequencies, particularly below 10 MHz, and result 
in significantly lower power dissipation (by the factor of the 
number of switches). The OTA 179 approaches, however, are 
better for signals in the 10 MHz to 30 MHz range, but con-
sume higher power. For signals at 100 MHz and beyond, the 
OTA 179 approaches may be faster and consume lower 
power. Even with a faster switch matrix, one must make 
careful choices of the routing architectures to minimize the 
number of switches between two critical paths, as well as the 
number of switches along a given line. 
The FPAA operating frequency may also be set by the 
performance of the on-chip OTA 179 blocks, as well as the 
off-chip interfacing circuitry. Further, more specialized 
blocks may be added into the OTA fabric, including dense 
bandpass elements (i.e., C4 elements). Further, floating-gate 
elements may be added to the OTAs 179 to cancel any offsets, 
as well as allow for wide-input-linear range devices. 
22 
One of the building blocks that would enable multiple 
analog signal processing applications is a programmable ana-
log waveform generator 2003. An intermediate frequency 
(IF) band signal processing system generally requires the use 
of an array of digital signal processors (DSPs) operating in 
parallel to meet speed requirements. This is a power intensive 
approach and makes use of certain communication schemes 
impractical in portable applications. The front-end analog-to-
digital converter (ADC) and back-end digital-to-analog con-
10 verter (DAC) required in these systems become expensive 
when the signal is of wideband nature and when greater 
resolution is required. 
To address these issues, the present invention provides a 
programmable waveform generator 2003, thereby providing 
15 one of the building blocks needed to enable multiple analog 
signal processing applications. More specifically, the present 
invention provides a single-chip analog progranimable arbi-
trary waveform generator 2003 that may be used for a variety 
of signal processing applications, such as, but not limited to, 
20 analog direct digital synthesis (DDS) systems, synchronous 
orthogonal frequency division multiplexing (OFDM), and 
built-in self testing for analog systems. 
Using an exemplary DDS architecture, as illustrated in 
FIGS. 20A-B, the proposed analog waveform generator 
25 (AWG) 2003 may be fully programmable through the use of 
floating-gate MOS transistors arranged in an array structure. 
In one embodiment of the present invention, the AWG 2003 
may be implemented using a large-scale FPAA 100, as 
described above. Alternatively, the A WG may be imple-
30 mented separately from the large-scale FPAA 100, such that 
the AWG utilizes its own array of floating-gate transistors. 
The basic idea in the DDS architecture is to generate the 
signal in the digital domain and then utilize digital-to-analog 
conversion and filtering to reconstruct the waveform in the 
35 analog domain. The utilization of an array of floating-gate 
elements that may be programmed accurately provides mul-
tiple advantages over conventional processing. 
The A WG 2003, in accordance with the present invention, 
does not require a digital-to-analog converter as typically 
40 used in DDS systems, and may use one floating-gate MOS 
transistor 103 for each analog value to be stored. Floating-
gate MOS transistors 103 may include modified EEPROM 
elements in a standard CMOS process that may be pro-
grammed accurately. Each column, row, or combination 
Current sources may be built that are insensitive to tem-
perature for a particular current, or for a discrete set of cur-
rents (resulting in more complexity), but it is necessary to 
build a current source that may be continuously tuned over a 
wide range of currents (i.e. between 1 nA and 100 nA). In 
general, floating-gate techniques set a charge, which does not 
change with temperature. Depending upon the temperature 
sensitivity of the capacitor (typically <0.2% change from 
-180° C. to 120° C., and much less when used in pair or 
differential configurations), the resulting voltage changes are 
very small. Accordingly, temperature insensitive voltage 
sources may be accomplished by matching electrostatics, 50 
even though the bias current may change through this process, 
although the voltage remains constant. 
45 thereof, in the floating-gate array of the analog waveform 
generator 2003 may be programmed to generate an individual 
arbitrary waveform. Differential waveforms may be gener-
ated using two columns of floating-gate elements within the 
floating-gate array. 
For example, an important application where the program-
mable arbitrary waveform generator 2003 may be used as a 
building block for a progranimable analog modulator/de-
modulator (PAMD). The PAMD may be one of the funda-
mental blocks in a transceiver, thereby enabling a significant 
FIG. 19 illustrates a circuit diagram of a floating-gate boot-
strap current source 1903 that results in a reference current 
that is nearly independent of temperature (depending upon 
R), and allows for a tunable current range. The circuit gives a 
voltage that may be insensitive to temperature. Using a tem-
perature insensitive R, the current may also be insensitive of 
temperature. The temperature effect may be set by the resis-
tive element used. Often, two resistors may be used to com-
pensate for the individual temperature coefficients. High-
resistance elements in a given IC process are desirable in the 
circuit, but are not required. The resulting output current can 
be tuned over two orders of magnitude, and the accuracy may 
55 number of other signal processing functions in the analog 
domain. The present invention provides a power and area 
efficient approach, as compared to complex DSPs, and 
relaxes the requirement on the design of converter specifica-
tions. The proposed PAMD implementation may be used in 
60 various communication schemes such as, but not limited to, 
orthogonal frequency division multiplexing (OFDM) and 
radar signal processing. Advantageously, the arbitrary wave-
form generator 2003 of the present invention allows the gen-
erated waveforms to be arbitrary, yet programmable. 
be dependant upon the programming scheme used (e.g., could 65 
be greater than 12 bits SNR, depending upon the capacitor 
sizes used). 
Indeed, floating-gate transistors may be effectively used 
for storing charges, which may be used to generate a desired 
waveform. Generally, as illustrated in FIGS. 22A-22D a float-
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may be configured to include at least two rows and at least two 
columns of transistors 103, thereby forming a traditional 
array configuration. Although FIG. 21A provides a floating-
gate transistor array 120 having two columns of transistors 
103 and two rows of transistors 103 (e.g., a 2x2 array of 
transistors 103), the analog waveform generator 2003 of the 
present invention may include an array having many addi-
tional rows and columns of transistors 103 or, alternatively, 
may include a two column, one row (2x 1) or one column, two 
ing-gate may be a MOS gate surrounded by silicon-dioxide 
with no direct current path to ground; hence, the name float-
ing-gate. The charge on the floating-gate is stored perma-
nently, because it is completely surrounded by a high-quality 
insulator. Accordingly, the floating-gate may be used as long-
term memory. The floating-gate PMOS is very similar to the 
one used in digital EEPROM memories. The floating-gate 
voltage, determined by the charge stored on the floating gate, 
may modulate a channel between a source and drain, and 
therefore, may be used in computation. 
The charge on a floating-gate device may be modified 
using any of the following methods: UV photo injection, 
hot-electron injection, and electron tunneling. The current 
through each floating-gate device is generally given as 
10 row (1 x2) transistor configuration. Indeed, the dashed lines in 
FIG. 21A indicate that the illustrated floating-gate transistor 
array 120 is only a portion of a larger, more complete floating-
gate transistor array 120. 
The floating-gate transistor array 120 may also include a 
15 plurality of row programming switches 115 and a plurality of 
C
2J column programming switches 118, such that a row program-
ming switch 115 exists for each row of transistors 103 within 
the floating-gate transistor array 120 and a column program-
ming switch 118 exists for each column of transistors 103 
where I0 is the DC bias current in an entire column and V charge 
depends on the charge offset programmed on each floating-
gate MOS 103. 
20 within the floating-gate transistor array 120. Each row pro-
gramming switch 115 includes an output 121 in communica-
tion with each transistor 103 of the corresponding row. Simi-
larly, each column programming switch 118 includes an 
output 124 in communication with each transistor 103 of the 
One notable aspect of the programmable waveform gen-
erator is programming accuracy. Accordingly, the program-
ming scheme of the present invention is based on using both 
hot-electron injection and electron tunneling. As no special 
oxide or extra gate is needed to program these devices, easy 
integration is possible for typical CMOS processes. The 
adaptive programming method of the present invention 
enables accurate and fast programming. The algorithm com-
putes the drain-to-source voltage (V dJ based on the device 
current and target current. This value may be adjusted auto- 30 
matically as the device current approaches the target current. 
FIGS. 22B-D show a measurement of a programmed 
25 corresponding column. More specifically, each drain 109 of 
each transistor 103 within a specific column is coupled to the 
output 124 of the corresponding column programming switch 
118. 
1 OOnA sine wave riding on a 400 nA DC current for a 64 
elemerff column. As evident from equation (2), the pro-
grammed current shown in FIGS. 22B-D may be proportional 35 
to the charge stored on each floating-gate node. Preferably, a 
programming error of no more than 0.2% is obtained, and 
programming is achieved using about 10 pulses of 100 us for 
each floating-gate. 
Further, the floating-gate transistor array 120 of the FPAA 
100 may include a plurality of capacitors 127, for coupling 
the floating-gate 112 to the programming selection switch. 
Each capacitor 127 includes a first terminal 130 and a second 
terminal 133. The first terminal 130 ofa capacitor 127 may be 
coupled with the floating-gate 112 of a corresponding tran-
sistor 103, while the second terminal 133 of the capacitor 127 
may be coupled with the output 121 of the corresponding row 
programming switch 115. Accordingly, each floating-gate 
112 of each transistor 103 within a specific row may be in 
communication with the output 121 of the corresponding row 
programming switch 115 via a capacitor 127. 
The floating-gate transistor array 120 may additionally 
include a plurality of source lines 136, such that a source line 
136 exists for each row of transistors 103. The source 106 of 
The fast Fourier transform (FFT) of this waveform is also 40 
shown in FIGS. 22B-D and is clearly limited by the quanti-
zation noise. In the exemplary data provided in FIG. 22, the 
FFT was performed assuming a 256 us time-period for the 
entire programmed sine-wave to compare performance with 
the measured result, as provided below. 
each transistor 103 within a specific row may be coupled to 
45 the corresponding source line 136, thereby connecting all of 
the sources 106 of the transistors 103 within a row. TheAWG 2003 of the present invention does not require a 
digital-to-analog converter (DAC) and uses floating-gate 
MOS transistors 103 as analog ROM. All columns (or rows) 
in the waveform generator 2003 may consist of floating-gate 
MOS transistors 103 that may be programmed to any analog 50 
value. In practice, a predetermined column (or row) of a 
floating-gate transistor array 120 may be programmed to hold 
sampled portions of the desired waveform, such that the entire 
waveform may be represented within a portion of the column 
(or row). To generate the waveform, a shift register scans 55 
through the column (or row) of programmed floating-gates, 
thereby outputting the stored sampled portions of the wave-
form. The result of the scan is the generation of the sampled 
waveform at the output.Using this architecture, any arbitrary 
waveform may be programmed and outputted when needed. 60 
FIGS. 21A-21D provide diagrams illustrating the imple-
mentation of an arbitrary analog waveform generator 2003. 
As illustrated in FIG. 21A, the floating-gate transistor array 
120 utilized in the analog waveform generator 2003 may 
comprise a plurality of transistors 103, such that each tran- 65 
sistor 103 includes a source 106, a drain 109, and a floating-
gate 112. Generally, the floating-gate transistor array 120 
An external voltage source, such as the voltage applied to 
the drain 109 of the transistor 103 (i.e., V n), includes an 
output 139 coupled with the input of each column program-
ming switch 118. Providing a pulse to this output 139 line is 
the usual method of programming, when given a fixed source 
voltage 106 and gate voltage 121. Accordingly, the drain 109 
for each transistor 103 may be pulled to the external voltage 
source for selection purposes during programming. Selection 
and programming of the floating-gate transistors 103 in the 
array is similar to that described above with reference to FIG. 
1. 
A level shifter 2118 and shift register 2115 may be coupled 
to each row programming switch 115, such that the row 
switch 115 may be used during run mode for the selection of 
floating-gate transistors 103 used to generate a waveform 
(based on the analog signal previously programmed on the 
floating-gate transistors 103). The level shifter 2118 provides 
the switch logic necessary for selecting the desired floating-
gate transistors 103 within a column (or row) during run 
mode. After the desired floating-gate transistors 103 have 
been selected, the shift register scans through the column (or 
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row), causing the stored signals to be driven to an output. The 
combination of analog signals effectuates the generation of 
the desired waveform. 
As illustrated in FIG. 21B, wl tow Mmaybe any arbitrary 
set of current waveforms 2103 that are programmed and may 
be used to modulate or demodulate any input signal. As 
described above, this analog implementation eliminates the 
need for an adder at the output as the addition of currents may 
be accomplished by connecting the output of each floating-
gate together. The generated waveforms may be sampled in a 10 
time-domain and may need to be cleaned by performing 
low-pass filtering to suppress any higher-order frequency 
components. In order to measure the performance of the 
waveform generator, simple current-amplifiers may be used 
at the output along with I-V converters to reliably measure the 
output, especially with lower current amplitudes. 15 
The frequency of the generated waveforms may depend on 
the clock frequency and the number of floating-gate devices 
in each column. Frequency of the output waveform (f0 u,) with 
N floating-gate devices may be given by Mfc1JN, where fc1k is 
the clock frequency and M is the number of periods pro- 20 
grammed in a particular column. Thus, the output frequency 
may either be elevated by increasing the clock frequency, fc1k 
or by programming more than one period of the waveform on 
a single column of floating-gate devices. The latter will gov-
ern the low-pass filter (LPF) rejection requirements for get- 25 
ting clean output waveforms. Thus, the frequency of such a 
system may be a trade-off between the frequency of clock that 
may be generated cleanly and the complexity of the LPF 
acceptable at the output. Phase noise may be generated when 
the samples are randomly shifted off from the ideal output 30 
waveform. Any jitter in clock should be the major source of 
such noise and, thus, emphasizes the need for a clock signal 
with low jitter for better performance. 
FIG. 21B shows the schematic of a single column of the 
exemplary AWG 2003 system with the W1 and W2 as the 
generated output current signal. The shift register 2106 that 35 
scans through the column of floating-gate transistors may be 
designed for appropriate frequency performance and may use 
dynamic logic for fast response. FIG. 21C illustrates the 
schematic of the D-flip flop (DFF) 2109 that is used to imple-
ment the shift register. The output of each DFF 2109 may be 40 
buffered to drive the floating-gate capacitance. The time con-
stant for this DFF 2109 driving the floating-gate transistor 
103 may be given by 
(3) 
26 
sitic source-to-bulk capacitance for the cascade device, gm cos 
is approximately the conductance looking into the source 
node of the cascade device and is the transconductance of the 
cascade device. In general, C cos should be small compared to 
nCP for similar sized devices. This simplifies the time-con-
stant for sub-threshold operation as, 
(5) 
where a is the ratio, 
c 
C + Cgate 
and I6 , 0 s is the average bias current for the output waveform. 
Programming of floating-gate allows the time-constant for 
subthreshold operation to be set to any desired value. For a CP 
of 10 fF, Table 1 summarizes the f_ 3 dB values for various bias 
currents. 
64 
256 
1024 
TABLE 1 
lOOpA 
0.96 kHz 
0.24 kHz 
60 Hz 
lOnA 
96 kHz 
24kHz 
6kHz 
1 µA 
9.6 MHz 
2.4 MHz 
0.6 MHz 
The frequency of the system may be increased by program-
ming all the floating-gates at a higher bias current and also by 
supplying an auxiliary bias current to the cascade at all times. 
The performance may also be improved significantly by using 
an active cascade structure, but this would result in an 
increase in the total power consumption. The performance 
should now depend on the input stage, which may be a func-
tion of the number of parallel columns being driven and 
resistance of the switches. High speed operation of the com-
plete system puts a design constraint on the clock speed as 
well. The quality of clock in terms of rise-time, fall-time, and 
jitter along with coupling of the clock will affect the quality of 
where R0 n is the total series "on" resistance given by the 
buffers and c,n is the capacitance looking into the gate and is 
approximately qc¥0 te· With a typical value of 20 fF for C,n 
and 100 k for R0 m the time constant i:1 may be given as 2nS. 
This delay is much smaller than the time-constant caused by 
the line capacitance of the floating-gate column. Table 1 
provides cut-off frequencies for various bias currents. 
45 the generated signal. Thus, generating a clean clock signal for 
high frequency applications is preferable. 
To reduce the effect of the line capacitance on the fre-
quency response, a cascade may be added at the end of each 
column. The cascade lowers the impedance at the drain node 
of the floating-gates and isolates it from any variations at the 
output. Adding the cascade also helps improve the distortion 
due to the isolation from the output signal variations. The time 
constant at the drains of the floating-gate column may be 
given by, 
nCP + Ccas 
T-3dB :::::::---, 
gm,cas 
(4) 
where CP is the parasitic drain-to-bulk capacitance for each 
floating-gate device in an n element column, ccos is the para-
FIGS. 23A-23E illustrate frequency and time measure-
ments of an analog waveform generator 2003. One skilled in 
the art will recognize that the provided data is for exemplary 
50 purposes only and, therefore, is not intended to limit the 
present invention. Moreover, FIGS. 23A-C show the mea-
sured output waveform as it may look when the clock (250 
KHz) of the shift register is turned "on." As may be observed 
from the FFT of the progrannned charges and the output 
55 waveform, a clean frequency may be generated without any 
observable higher-order harmonics. The broadening of the 
output spectrum in the form of phase noise may be due to the 
jitter of the clock used for the measurement. The FFT also 
provides the clock frequency and images of the signal around 
60 the clock frequency. Thus, the present invention should 
include a clean clock signal and a programmable lowpass 
filter at the output to filter out anything outside the bandwidth 
of the desired output waveform. 
FIGS. 23D-E shows the zoomed-in plot for FIGS. 23A-C 
65 for a single-ended sine waveform. The edges in the generated 
waveform may be synchronized with the clock edges, which 
may also be determined from the FFT of the waveform. On 
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the upward edge of clock, a dip may be encountered, followed 
by recovery to the new value. At the clock edge, one current 
source may be turning "off," while the second current source 
may be turning "on." The dip seems to be the first current 
source turning "off' before the second source turns "on." This 
may be minimized through improved layout of the clock 
signal as discussed below. There may be a slight overshoot on 
the downward edge before settling. This may be due to the 
overshoot in the clock edge at the downward edge that causes 
this settling overshoot. Accordingly, these components 
should also be suppressed by the LPF at the output along with 
any noise components outside the bandwidth. 
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minimize any such delays. Along with these sources, any 
error in the programmed value of the floating-gate charge 
may also be modeled as phase noise in the output spectrum. 
Minimizing the error will further improve the phase noise 
performance. One other source of error in sampled systems is 
quantization error. The number of floating-gate devices 103 
in each colunm determines the quantization error in the out-
put waveform. As in a DDS system, the quantization error 
appears as a periodic additive term rather than a random noise 
10 as long as the ratio offc1k and fout is a rational number. Thus, 
the resulting error and its harmonics occur as spurs in the 
output spectrum. The amplitude of these spurs may be deter-
mined by the programming accuracy of the floating-gate FIG. 24 illustrates the measurement of the waveform gen-
erator block when programmed to co and 2w. Based on the 
measurement provided by FIG. 24, the waveform generator 15 
2003 may clearly be used to synthesize any arbitrary wave-
form such as a chirp or any other modulating waveform. One 
skilled in the art will recognize, however, that the date pro-
vided in FIG. 24 is for exemplary purposes only, and is not 
intended to limit the scope of the invention. 
charge and may be suppressed by the LPF at the output. 
The power dissipation may have an analog and a digital 
component. Assuming only one floating-gate element is 
effectively "on" for each period of clock cycle, the analog 
power dissipated in the floating-gate elements for differential 
operation may be given by 2 I bias V dd· The digital component 
20 depends on the clock frequency and may be given by approxi-
mately as The signal-to-noise ratio (SNR) oftheAWG 2003 system 
depends on the bias current. Assuming the maximum signal 
swing is Ibia)2, SNR may be given by 
. . hias 
SNR(tnamplttude) = 21='", 
(6) 
where !noise is the noise current over the operating bandwidth 
of the element and is set by the bias current, Ibias· The noise 
bandwidth should be clock frequency, fc1k but since the output 
25 
The minimum power supply for sub-threshold operation of 
the system in a particular technology may be limited by the 
30 speed of digital logic of the system as opposed to the analog 
block. 
is filtered, the SNR should be estimated by the cut-off fre-
quency. Noise current, !noise' and the SNR may be estimated 
using the noise bandwidth (f-3dB/2) for sub-threshold opera- 35 
FIG. 25A illustrates a block diagram of the programmable 
analog modulator/demodulator (PAMD) system 2503 using 
the floating-gate waveform generator 2003 of the present 
invention. The system may be easily extended for multi-
channel system implementation by adding more rows to the 
waveform generator. The PAMD system 2503 may have dif-
tion as 
I noise (in amplitude) ::::::: 2q!£ias 
2n·nCpUT ' 
~ SNR(inamplitude) = ~ . 
(7) 
(8) 
Table 2 summarizes the values of SNR per {rl for various 
values ofCP. The system, therefore, is clearly noise limited. 
The performance may be elevated by increasing the total 
capacitance, which results in an increase in power, to get the 
same time constant. 
TABLE2 
c lF 
20 50 
SNR)n(dB) 29.6 35.6 39.6 
SNR 59.7 65.7 69.7 
(n = 1024)(dB) 
As shown in FIG. 21D, Clock and-Clock signals should be 
generated with equal delays such that there may be no time 
difference at zero-crossing in order to minimize any phase 
noise generation. The distribution of Clock and-Clock to the 
entire shift register in the layout is preferred to improve for the 
performance of such a system. A tree layout 2112, as shown 
in FIG. 21E, may be used with a chain of inverter buffers to 
ferential gilbert-cell mixers 2506, as shown in FIG. 25B, at 
the output to modulate or demodulate the differential input 
40 signal. FIG. 25C provides a die photograph of the PAMD IC 
prototype 2503 utilizing the arbitrary waveform generator. 
The number of outputs may be easily increased without hav-
ing to significantly increase the area. Indeed, the total area 
occupied by the system may be approximately 0.8 mm2 . The 
45 fabricated integrated circuit may generate four fully-differ-
ential arbitrary analog waveforms. Generally, the IC proto-
type of FIG. 25C is fabricated in 0.5 µm standard CMOS 
technology. 
FIGS. 26A-26D illustrates various measurements of 
50 modulation and demodulation using an analog modulator/ 
demodulator (PAMD) 2503. More specifically, FIGS. 26A-B 
show the output when a 15.9 kHz input signal is modulated 
with the 3 .9 kHz signal generated by the modulator. The input 
signal source may have a limited phase noise performance. In 
an exemplary embodiment of the present invention, the 3.9 
kHz signal may be generated with a sine wave programmed 
on a row of 64 floating-gates and using a clock speed of 250 
kHz. FIGS. 26A-B illustrates the basic modulation operation 
and shows the FFT of the output spectrum. The output spec-
55 
60 trum signal may be appropriately filtered to select the desired 
signal. One skilled in the art will recognize that the data 
provided in FIG. 26 is for exemplary purposes only and is not 
limiting. 
FIGS. 27 A-27B provide frequency and time measurements 
65 of a demodulated input signal. Together, FIGS. 26B and 27 
show the demodulation operation to near DC and at DC for 
the input signal, respectively. FIGS. 26C-D provide the mea-
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surement when a 3.4 KHz input signal is demodulated to 500 
Hz using the generated waveform, 3.9 KHz. This signal may 
be easily filtered from the spectrum to reject the high fre-
quency spurious signal at 7.3 KHz. FIGS. 27A-27B provide 
the demodulation to extract the DC signal strength of the 
input signal by demodulating it to DC. In the current embodi-
ment, the input signal may be left running and output of the 
modulator may be turned "on" after some time to see the 
transition in the DC level of the output signal. The output 
waveform may still have a very slow AC component of 
approximately 1.5 Hz. This may be attributed to the limited 
precision of the function generator used to provide the input 
signal (i.e. 3.9015 kHz as opposed to 3.9 kHz). As is clearly 
evident, this may be used to extract the spectral content of an 
input signal at desired frequencies by demodulating them 
with the desired frequencies and filtering the DC signal out. 
One skilled in the art will recognize that the frequency and 
time measurements are for exemplary purposes only and, 
therefore, the charts in FIGS. 27A-27B provide a better 
understanding of the invention, without limiting the scope of 
the invention. 
Table 3 summarizes the performance of an exemplary, 
fabricated PAMD IC prototype. The exemplary prototype 
used a 3.3 V power supply for operation. The proposed 
PAMD architecture may be used for a variety of other appli-
cations along with the described modulator/ demodulator. The 
key advantage for the presented architecture is due to the 
ability to generate programmable arbitrary waveforms. One 
such application may be generating arbitrary waveforms to 
perform on-chip testing of other circuits and systems. This 
may be easily made as part of a built-in self test circuit with a 
control loop to test various designs. 
Parameter 
Power Supply 
Array Size 
TABLE3 
FG Transistor Dimension 
Chip Area 
Clock Speed 
Analog Power/cell 
Digital Power/cell 
Programming% error 
Programming Time 
Programming mechanism 
Tunneling Voltage (V) 
PAMD Performance 
3.3 v 
64 x 8 
24/4 
0.8 mm2 
<500 MHz 
16.5 µW@500 MHz 
0.9 mW@ 500 MHz 
<±0.2% 
1 mSec 
Hot-electron injection 
and Fowler-Nordheim 
tunneling 
15 
30 
consumption makes the present invention suitable for mul-
tiple-channel processing and array signal processing. 
The present invention provides for large-scale FPAAs 100 
based on floating-gate technologies including the necessary 
levels of progranmiability and functionality to implement 
complex signal processing systems. The floating-gate tran-
sistors 103 are shown to provide a compact switch that exhib-
its relatively flat resistance characteristics across the full 
operating voltage and can be progranmied to be an active 
10 circuit element (variable resistor). Systems implemented on 
these FPAAs 100 are programmable over a wide range of 
frequencies, Q-peaks, bandwidths, and/or time constants. 
With orders of magnitude power consumption savings over 
traditional digital approaches, this reconfigurable analog 
technology offers an attractive alternative for implementing 
15 advanced signal processing systems in low-power embedded 
systems. 
The present invention also provides for an analog modula-
tor/demodulator (PAMD) 2503 using an arbitrary analog 
waveform generator 2003 that can be used for various com-
20 munication schemes and array signal processing applica-
tions. This approach may be both power and area efficient 
compared to existing implementations using DSPs. The 
PAMD 2503 consists of a programmable arbitrary waveform 
generator 2003 using floating-gate MOS devices. The present 
25 invention, with proper design, may be used for a variety of 
complex analog applications, including large-scale FPAAs. 
Further, the present invention demonstrates that a floating-
gate pFET 103 may be used as a viable switch and computa-
tional element in an FPAA 100. The floating-gate pFETs 103 
30 are capable of transmission-gate resistance levels with a 
capacitance on the order of a single pass-PET. As a result, 
FPAAs 100 using floating-gate pFETs 103 may have a sig-
nificant bandwidth advantage over traditional transmission 
gate architectures. The present invention also removes the 
35 isolation switch components generally coupled with each 
transistor 103 and provides a single switch for each row and 
each colunm of an array, thereby greatly decreasing the 
amount of die space required to implement the FPAA system 
100. Progranmiing a particular transistor 103, a row or col-
unm of transistors 103, or a subset of transistors 103 may be 
40 accomplished through selection programming. 
Moreover, the present invention provides a unique method 
of programming the transistor 103 by utilizing saturation 
techniques, instead of conventional pulse and measure meth-
odology. The present invention uses the relationship between 
45 the gate voltage and the saturation point of the transistor 103 
to accurately program the desired current to the programmer 
transistor 103, and, accordingly, to the operational transistor 
103. 
Numerous characteristics and advantages have been set 
50 forth in the foregoing description, together with details of 
structure and function. While the invention has been dis-
FIG. 25D provides a digital implementation of an OFDM 
transmitter 2509 requiring DACs for each channel and an FFT 
computation block. Such a system may be easily imple-
mented as an analog system using the PAMD and, thus, 
eliminates the need for wideband data converters. FIG. 25A 
and FIG. 24A illustrates how the PAMD 2503 may be used for 55 
OFDM-based communication schemes, where multiples of 
fundamental frequencies are used to orthogonally modulate 
different channels. The same waveforms may be used to 
demodulate the input signal for different channels at the 
receiver end. Traditionally, these operations are performed as 
FFT/IFFT in digital domain, which are power intensive and 60 
spatially expansive. The implementation of the OFDM trans-
mitter 2509 using PAMD 2503 also eliminates the need for a 
wideband DAC for each channel. The presented waveform 
generator may be used as a part of an adaptive equalizer 
system. The present invention may be programmed to gener- 65 
ate any waveform that may be used to then perform equaliza-
tion. The compact nature of the architecture and low power 
closed in several forms, it will be apparent to those skilled in 
the art that many modifications, additions, and deletions, 
especially in matters of shape, size, and arrangement of parts, 
can be made therein without departing from the spirit and 
scope of the invention and its equivalents as set forth in the 
following claims. Therefore, other modifications or embodi-
ments as may be suggested by the teachings herein are par-
ticularly reserved as they fall within the breadth and scope of 
the claims here appended. 
What is claimed is: 
1. A field programmable analog array comprising: 
a first transistor having a first source, a first drain, and a first 
floating gate; 
a second transistor having a second source, a second drain, 
and a second floating gate; 
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a first capacitor having a first terminal and a second termi-
nal, wherein the first terminal of the first capacitor is 
coupled to the first floating gate of first transistor; 
a second capacitor having a first terminal and a second 
terminal, wherein the first terminal of the second capaci-
tor is coupled to the second floating gate of the second 
transistor; 
a first row programming switch having a first output, 
wherein the first output of the first row programming 
switch is coupled to the second terminal of the first 
10 
capacitor and the second terminal of the second capaci-
tor; 
a third transistor having a third source, a third drain, and a 
third floating gate; 
32 
plurality of capacitors, wherein at least two of the plurality of 
capacitors are connected to ground. 
10. A method of producing a variable analog wave, the 
method comprising the steps of: 
storing a first analog charge representative of a first portion 
of an analog waveform on a first floating gate transistor; 
storing a second analog charge representative of a second 
portion of the analog waveform on a second floating gate 
transistor; 
outputting the first analog charge; and 
outputting the second analog charge. 
11. The method of claim 10, wherein the steps ofoutputting 
the first analog charge and outputting the second analog 
charge occur substantially simultaneously. 
a third capacitor having a first terminal and a second ter-
minal, wherein the first terminal of the third capacitor is 
coupled to the third floating gate of the third transistor; 
a second row programming switch having a first output, 
wherein the first output of the second row programming 
switch is coupled to the second terminal of the third 
capacitor; 
12. The method of claim 11, wherein the first analog charge 
15 and the second analog charge are output on a common output 
line thereby combining the first analog charge and the second 
analog charge. 
a first colunm programming switch having a first output, 
wherein the first output of the first colunm programming 
switch is coupled to the first drain of the first transistor 
and the third drain of the third transistor; 
20 
a second colunm programming switch having a first output, 25 
wherein the first output of the second colunm program-
ming switch is coupled to the second drain of the second 
transistor; and 
a computational analog block having a first terminal 
coupled to the first source of the first transistor and a 
30 
second terminal coupled to the third source of the third 
transistor. 
2. The field programmable analog array of claim 1, wherein 
the first source line of the first transistor and the second source 
line of the second transistor are coupled to a common source 
node. 
3. The field programmable analog array of claim 1, wherein 
the first drain line of the first transistor and the third drain line 
of the third transistor are coupled to a common drain node. 
35 
4. The field programmable analog array of claim 1, wherein 
the computational analog block further has a third terminal, 40 
the field programmable analog array further comprising: 
a fourth transistor having a fourth source, a fourth drain, 
and a fourth floating gate, the fourth source being 
coupled to the third terminal of the computational ana-
log block. 
5. The field programmable analog array of claim 1, wherein 
the computational analog block comprises: 
a first analog component having high granularity; and 
a second analog component having low granularity. 
45 
6. The field programmable analog array of claim 1, wherein 
the computational analog block comprises: 50 
a plurality of operational transconductance amplifiers; 
annFET; and 
apFET. 
7. The field programmable analog away of claim 6, 
wherein the computational analog block further comprises a 55 
plurality of programmable bandpass elements. 
8. The field programmable analog away of claim 6, wherein 
the computational analog block further comprises a program-
mable min/max amplitude detector. 
9. The field programmable analog away of claim 6, 
wherein the computational analog block further comprises a 
13. A system for producing a variable analog wave, the 
system comprising: 
a first transistor having a first source, a first drain, and a first 
floating gate; 
a second transistor having a second source, a second drain, 
and a second floating gate; 
a first capacitor having a first terminal and a second termi-
nal, wherein the first terminal of the first capacitor is 
coupled to the first floating gate of first transistor; 
a second capacitor having a first terminal and a second 
terminal, wherein the first terminal of the second capaci-
tor is coupled to the second floating gate of the second 
transistor; 
a first row programming switch having a first output, 
wherein the first output of the first row programming 
switch is coupled to the second terminal of the first 
capacitor and the second terminal of the second capaci-
tor; 
a second row programming switch having a first output, 
wherein the first output of the second row programming 
switch is coupled to the second terminal of the third 
capacitor; 
a first column programming switch having a first output, 
wherein the first output of the first colunm programming 
switch is coupled to the first drain of the first transistor 
and the third drain of the third transistor; 
a level shifter having a first output coupled to the first row 
programming switch, wherein the level shifter selects 
the first transistor coupled to the first row programming 
switch; and 
a shift register having a first output coupled to the first row 
programming switch, wherein the shift register drives 
current from the selected transistor to a waveform out-
put. 
14. The system of claim 13 further comprising: 
a third transistor having a third source, a third drain, and a 
third floating gate; and 
a third capacitor having a first terminal and a second ter-
minal, wherein the first terminal of the third capacitor is 
coupled to the third floating gate of the third transistor. 
15. The system of claim 14 further comprising a second 
colunm programming switch having a first output, wherein 
the first output of the second colunm programming switch is 
coupled to the second drain of the second transistor. 
* * * * * 
